View ZL30415GGC_736113.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

ZL30415 SONET/SDH Clock Multiplier PLL
Data Sheet Features
* * * Meets jitter requirements of Telcordia GR-253CORE for OC-12, OC-3, and OC-1 rates Meets jitter requirements of ITU-T G.813 for STM4, and STM-1 rates Provides one differential LVPECL output clock selectable to 19.44 MHz, 38.88 MHz, 77.76 MHz, 155.52 MHz, or 622.08 MHz Provides a single-ended CMOS output clock at 19.44 MHz Accepts a single-ended CMOS reference at 19.44 MHz or a differential LVDS, LVPECL, or CML reference at 19.44 MHz or 77.76 MHz Provides a LOCK indication 3.3 V supply
Ordering Information Trays Tape & Reel, Bake & Drypack ZL30415GGG2 64 Ball CABGA** Trays, Bake & Drypack ZL30415GGF2 64 Ball CABGA** Tape & Reel, Bake & Drypack **Pb Free Tin/Silver/Copper -40C to +85C ZL30415GGC ZL30415GGF 64 Ball CABGA 64 Ball CABGA
September 2006
* *
Description
The ZL30415 is an analog phase-locked loop (APLL) designed to provide jitter attenuation and rate conversion for SDH (Synchronous Digital Hierarchy) and SONET (Synchronous Optical Network) networking equipment. The ZL30415 generates low jitter output clocks that meet the jitter requirements of Telcordia GR-253-CORE OC-12, OC-3, OC-1 rates and ITU-T G.813 STM-4 and STM-1 rates. The ZL30415 accepts a CMOS compatible reference at 19.44 MHz or a differential LVDS, LVPECL, or CML reference at 19.44 MHz or 77.76 MHz and generates a differential LVPECL output clock selectable to 19.44 MHz, 38.88 MHz, 77.76 MHz, 155.52 MHz, or 622.08 MHz, and a single-ended CMOS clock at 19.44 MHz. The ZL30415 provides a lock indication.
* *
Applications
* SONET/SDH line cards
REF_SEL
LPF
FS3
FS2 FS1
C19o, C38o, C77o, C155o, C622o, LVPECL output
C19i Reference Selection MUX
Frequency & Phase Detector
Loop Filter
VCO
REFinP/N
19.44 MHz and 77.76 MHz State Machine Reference and Bias Circuit
Frequency Dividers and Clock Drivers
OC-CLKoP/N
C19o
C19i or C77i CML, LVDS, LVPECL input
REF_FREQ
LOCK
BIAS
VCC
GND
VDD
C19oEN
03
Figure 1 - Functional Block Diagram 1
Zarlink Semiconductor Inc. Zarlink, ZL and the Zarlink Semiconductor logo are trademarks of Zarlink Semiconductor Inc. Copyright 2003-2006, Zarlink Semiconductor Inc. All Rights Reserved.
ZL30415
Data Sheet
1
1
2
3
4
5
6
7
8
A
NC NC NC OC-CLKoP OC-CLKoN GND NC NC
B
NC NC VCC1 GND NC GND GND VCC
C
GND VCC2 GND GND GND NC VDD GND
D
BIAS LPF NC GND VCC VCC GND GND
E
LOCK NC NC FS2 VCC VDD NC REFinN
F
NC NC REF_FREQ C19oEN C19i C19o GND REFinP
G
GND VDD REF_SEL FS3 GND GND VDD VDD
H
NC NC NC VDD FS1 VDD GND GND
1
- A1 corner is identified by metallized markings. 8 mm x 8 mm Ball Pitch 0.8 mm
Figure 2 - BGA 64 Ball Package (Top View)
1.0
Ball Description
Ball Description Table Ball # A1, A2 A3 A4 A5 Name NC OC-CLKoP OC-CLKoN Description No internal bonding Connection. Leave unconnected. SONET/SDH Clock (LVPECL Output). These outputs provide a selectable differential LVPECL clock at 19.44 Hz, 38.88 MHz, 77.76 MHz, 155.52 MHz, and 622.08 MHz. The output frequency is selected with FS3, FS2 and FS1 inputs. Ground. 0 volt No internal bonding Connection. Leave unconnected. Positive Analog Power Supply. +3.3 V +/-10% Ground. 0 volt No internal bonding Connection. Leave unconnected.
A6 A7, A8 B1, B2 B3 B4 B5
GND NC VCC1 GND NC
2
Zarlink Semiconductor Inc.
ZL30415
Ball Description Table (continued) Ball # B6, B7 B8 C1 C2 C3, C4 C5 C6 C7 C8 D1 D2 D3 D4 D5, D6 D7, D8 E1 E2, E3 E4 G4 H5 E5 E6 E7 E8 F8 Name GND VCC GND VCC2 GND NC VDD GND BIAS LPF NC GND VCC GND LOCK NC FS2 FS3 FS1 VCC VDD NC REFinN REFinP Ground. 0 volt Positive Analog Power Supply. +3.3 V 10% Ground. 0 volt Positive Analog Power Supply. +3.3 V 10% Ground. 0 volt No internal bonding Connection. Leave unconnected. Positive Digital Power Supply. +3.3 V 10% Ground. 0 volt Bias Circuit. Description
Data Sheet
External Low-Pass Filter (Analog). Connect external RC network for the lowpass filter. No internal bonding Connection. Leave unconnected. Ground. 0 volt Positive Analog Power Supply. +3.3 V 10% Ground. 0 volt Lock Indicator (CMOS Output). This output goes high when the PLL is frequency locked to the selected input reference. No internal bonding Connection. Leave unconnected. Frequency Select 3-1 (CMOS Input). These inputs select the clock frequency on the OC-CLKo output. The possible output frequencies are: 19.44 MHz (000), 38.88 MHz (001), 77.76 MHz (010), 155.52 MHz (011), 622.08 (100) Positive Analog Power Supply. +3.3 V 10% Positive Digital Power Supply. +3.3 V 10% No internal bonding Connection. Leave unconnected. Differential Reference Clock Input (CML/LVDS/LVPECL Compatible Input). These inputs accept a differential clock at 77.76 MHz or 19.44 MHz as the reference for synchronization. These inputs do not have on-chip AC coupling capacitors. No internal bonding Connection. Leave unconnected. Reference Frequency (CMOS Input). This input selects the rate of the differential input clock (REFinP/N) to be either 77.76 MHz or 19.44 MHz. C19o Output Enable (CMOS Input). If tied high this control input enables the C19o output clock. Pulling this pin low forces the output driver into a high impedance state.
F1, F2 F3 F4
NC REF_FREQ C19oEN
3
Zarlink Semiconductor Inc.
ZL30415
Ball Description Table (continued) Ball # F5 F6 F7, G1 G2 G3 Name C19i C19o GND VDD REF_SEL Description
Data Sheet
C19 Reference Input (CMOS Input). This is a single-ended input reference source used for synchronization. This input accepts 19.44 MHz. Clock 19.44 MHz (CMOS Output). This output provides a single-ended CMOS clock at 19.44 MHz. Ground. 0 volt Positive Digital Power Supply. +3.3 V 10% Reference Select (CMOS Input). If tied low then the C19i single-ended reference is used as the input reference source. If tied high then the REFinP/N differential pair is used as the input reference source. See E4 ball description. Ground. 0 volt Positive Digital Power Supply. +3.3 V 10% No internal bonding Connection. Leave unconnected. Positive Digital Power Supply. +3.3 V 10% See E4 ball description. Positive Digital Power Supply. +3.3 V 10% Ground. 0 volt.
G4 G5, G6 G7, G8 H1, H2 H3 H4 H5 H6 H7, H8
FS3 GND VDD NC VDD FS1 VDD GND
2.0
Functional Description
The ZL30415 is an analog phased-locked loop which provides rate conversion and jitter attenuation for SONET/SDH OC-12/STM-4 and OC-3/STM-1 applications. A functional block diagram of the ZL30415 is shown in Figure 1 and a brief description is presented in the following sections.
2.1
Reference Selection Multiplexer
The ZL30415 accepts two types of input reference clocks: differential: operating at 19.44 MHz or 77.76 MHz, compatible with LVDS/LVPECL/CML threshold levels single-ended: operating at 19.44 MHz, compatible with CMOS switching levels.
The REF_SEL input determines whether the single-ended CMOS reference input (REFin) or the differential reference inputs (REFinP/N) are used as input reference clocks. The REF_FREQ input selects the rate of the differential input clock to be either 19.44 MHz, or 77.76 MHz. See Table 1 for details.
REF_SEL 0 1 1
REF_FREQ x 0 1
Selected Input Reference C19i REFin REFin
Reference Frequency 19.44 MHz (CMOS) 77.76 MHz (Differential) 19.44 MHz (Differential)
Table 1 - Input Reference Selection
4
Zarlink Semiconductor Inc.
ZL30415
2.2 Frequency/Phase Detector
Data Sheet
The Frequency/Phase Detector compares the frequency/phase of the input reference signal with the feedback signal from the Frequency Divider circuit and provides an error signal equal to the frequency/phase difference between the two. This error signal is passed to the Loop Filter circuit.
2.3
Lock Indicator
The ZL30415 has a built-in LOCK detector that measures frequency difference between input reference clock C19i and the VCO frequency. When the VCO frequency is less than 300 ppm apart from the input reference frequency then the LOCK output is set high. The LOCK output is pulled low if the frequency difference exceeds 1000 ppm.
2.4
Loop Filter
The Loop Filter is a low-pass filter. This low-pass filter eliminates high frequency spectral components from a phase error signal produced by the Phase Detector. This ensures low output jitter that meets network jitter requirements. The corner frequency of the Loop Filter is configurable with an external capacitor and resistor connected to the LPF ball and ground as shown in Figure 3.
ZL30415
Frequency and Phase Detector
LPF Loop Filter RF CF
RF=8.2 k, CF=470 nF
VCO
Figure 3 - Loop Filter Elements
2.5
VCO
The voltage-controlled oscillator (VCO) receives the filtered error signal from the Loop Filter, and based on the voltage of the error signal generates a primary frequency. The VCO output is connected to the "Frequency Dividers and Clock Drivers" block that divides VCO frequency and buffer generated clocks.
5
Zarlink Semiconductor Inc.
ZL30415
2.6 Frequency Dividers and Clock Drivers
Data Sheet
The output of the VCO feeds the high frequency clock to the "Frequency Dividers and Clock Drivers" circuit to provide one differential LVPECL compatible clock with selectable frequency and one single-ended 19.44 MHz C19o output clock. The C19o clock can be enabled or disabled with the associated C19oEN Output Enable ball. Internally, this block provides a feedback clock that closes the PLL loop. The frequency of the OC-CLKo differential output clock is selected with FS3, FS2 and FS1 inputs as is shown in the following table. FS3 0 0 0 0 1 1 1 1 FS2 0 0 1 1 0 0 1 1 FS1 0 1 0 1 0 1 0 1 OC-CLKo Frequency 19.44 MHz 38.88 MHz 77.76 MHz 155.52 MHz 622.08 MHz Reserved Reserved Reserved
Table 2 - OC-CLKo Clock Frequency Selection
6
Zarlink Semiconductor Inc.
ZL30415
3.0 ZL30415 Performance
Data Sheet
The following are some of the ZL30415 performance indicators that complement results listed in the Characteristics section of this data sheet.
3.1
Input Jitter Tolerance
Jitter tolerance is a measure of the PLL's ability to operate properly (i.e., remain in lock and/or regain lock in the presence of large jitter magnitudes at various jitter frequencies) in the presence of jitter applied to its input reference. The input jitter tolerance of the ZL30415 is shown in Figure 4. On this graph, the single line at the top represents the input jitter tolerance and the three overlapping lines below represent the specification for minimum input jitter tolerance for OC-192, OC-48 and OC-12 network interfaces. The jitter tolerance is expressed in picoseconds (pk-pk) to accommodate requirements for interfaces operating at different rates.
Figure 4 - Input Jitter Tolerance
3.2
Jitter Transfer Characteristic
Jitter Transfer Characteristic represents a ratio of the jitter at the output of a PLL to the jitter applied to the input of a PLL. This ratio is expressed in dB and it characterizes the PLL's ability to attenuate (filter) jitter. The ZL30415 jitter transfer characteristic complies with the maximum 0.1 dB jitter gain specified in Telcordia's GR-253-CORE.
7
Zarlink Semiconductor Inc.
ZL30415
4.0
4.1
Data Sheet
Applications
Generation of Low Jitter SONET/SDH Equipment Clocks
The functionality and performance of the ZL30415 complements the entire family of the Zarlink's advanced network synchronization PLL's. Its jitter filtering characteristics exceed requirements of SONET/SDH optical interfaces operating up to OC-12/STM-4 rates (622 Mbit/s). The ZL30415 in combination with the MT90401 or the ZL30407 (SONET/SDH Network Element PLL's) provides the core building blocks for high quality equipment clocks suitable for network synchronization (see Figure 5).
REFinP/N
OC-CLKoP/N LVPECL
ZL30415
C19i LPF
REF_SEL FS3 FS2 FS1 REF_FREQ C19oEN LOCK
622.08 MHz 155.52 MHz 77.76 MHz 38.88 MHz 19.44 MHz 19.44 MHz
C19o
CMOS
CF RF
RF = 1 k CF = 470 nF
PRI SEC Synchronization Reference Clocks RefSel RefAlign
C19o C155o C34o/C44o C16o C8o C6o
CMOS LVDS CMOS CMOS CMOS CMOS CMOS CMOS CMOS CMOS CMOS CMOS
19.44 MHz 155.52 MHz 34.368 MHz or 44.736 MHz 16.384 MHz 8.192 MHz 6.312 MHz 4.096 MHz 2.048 MHz 1.544 MHz 8 kHz 8 kHz 8 kHz
PRIOR SECOR LOCK HOLDOVER
ZL30407
C4o C2o C1.5o F16o F8o F0o
C20i
A0 - A6
20 MHz OCXO
D0 - D7
R/W
DS
CS
Data Port
uP
Controller Port
Note: Only main functional connections are shown.
Figure 5 - SONET/SDH Equipment Clock
8
Zarlink Semiconductor Inc.
ZL30415
Data Sheet
The ZL30415 in combination with the MT9046 provides an optimum solution for SONET/SDH line cards (see Figure 6).
REFinP/N
OC-CLKoP/N LVPECL
ZL30415
C19i LPF LPF
REF_SEL FS3 FS2 FS1 REF_FREQ C19oEN LOCK
622.08 MHz 155.52 MHz 77.76 MHz 38.88 MHz 19.44 MHz 19.44 MHz
C19o
CMOS
R1 C1 C2
R1 = 680 C1 = 820 nF C2 = 22 nF
PRI SEC Synchronization Reference Clocks RSEL
C19o C16o C8o C6o C4o C2o C1.5o F16o F8o F0o
CMOS CMOS CMOS CMOS CMOS CMOS CMOS CMOS CMOS CMOS
19.44 MHz 16.384 MHz 8.192 MHz 6.312 MHz 4.096 MHz 2.048 MHz 1.544 MHz 8 kHz 8 kHz 8 kHz
MT9046
LOCK HOLDOVER C20i
FLOCK
20 MHz TCXO
MS1 MS2 FS1 FS2
TCLR
PCCi
uC
Hardware Control
Note: Only main functional connections are shown.
Figure 6 - SONET/SDH Line Card
9
Zarlink Semiconductor Inc.
ZL30415
4.2 4.2.1 4.2.1.1 Recommended Interface circuit Interfacing to REFin Receiver Interfacing REFin Receiver to LVPECL Driver
Data Sheet
The ZL30415 REFin differential receiver can be connected to LVPECL compatible driver with an interface circuit, as shown in Figure 8. The R1s and R2s terminating resistors should be placed close to the REFin input balls.
ZL30415 VCC=+3.3 V VDD/2
R1
Z=50 LVPECL Driver Z=50 R2
R1
Cc
Receiver REFinP
REFinN R2 Cc
Typical resistor values: R1 = 127 , R2 = 82.5
Figure 7 - Interfacing to LVPECL Driver
4.2.1.2
Interfacing REFin Receiver to LVDS or CML Drivers
The ZL30415 REFin differential receiver can be connected to LVDS or CML driver with an interface circuit, as shown in Figure 8. The 100 terminating resistors should be placed close to the REFin input balls.
ZL30415
VDD/2 Z=50 100 Z=50 REFinN Cc Cc REFinP Receiver
LVDS or CML Driver
Figure 8 - Interfacing to LVDS or CML Driver
10
Zarlink Semiconductor Inc.
ZL30415
4.2.2 4.2.2.1 Interfacing to OC-CLKo Output LVPECL to LVPECL Interface
Data Sheet
The OC-CLKo outputs provide differential LVPECL clocks at 622.08 MHz, 155.52 MHz, 77.76 MHz, 38.88 MHz and 19.44 MHz selectable with FS3, FS2 and FS1 frequency select inputs. The LVPECL output drivers require a 50 termination connected to the Vcc-2V source for each output terminal at the terminating end as shown below. The terminating resistors should be placed close to the LVPECL receiver.
+3.3 V
Typical resistor values: R1 = 127, R2 =82.5
0.1uF ZL30415 VCC VCC=+3.3 V R1 R1 LVPECL Receiver
LVPECL Driver
OC-CLKoP
Z=50 Z=50
OC-CLKoN
R2
GND
R2
Figure 9 - LVPECL to LVPECL Interface
11
Zarlink Semiconductor Inc.
ZL30415
4.3 Power Supply and BIAS Circuit Filtering Recommendations
Data Sheet
Figure 10 presents a complete filtering arrangement that is recommended for applications requiring maximum jitter performance. The level of required filtering is subject to further optimization and simplification. Please check Zarlink's web site for updates.
Ferrite Bead
0.1uF 0.1 uF
10uF
1
1
2
3
4
5
6
7
8
4.7 33uF 220 33uF 33uF 0.1uF 0.1uF
A
NC NC NC OC-CLKoP OC-CLKoN GND NC NC
B
0.1uF
C
NC
NC
VCC1
GND
NC
GND
GND
VCC
GND
VCC2
GND
GND
GND
NC
VDD
GND
0.1uF 0.1uF
D
BIAS LPF NC GND VCC VCC GND GND
E
LOCK NC NC FS2 VCC VDD NC REFinN
0.1uF 0.1uF
F
NC NC REF_FREQ C19oEN C19i C19o GND REFinP
+3.3V Power Rail
G
GND VDD REF_SEL FS3 GND GND VDD VDD
0.1uF 0.1uF 0.1uF
H
NC NC NC VDD FS1 VDD GND GND
0.1uF 0.1uF
0.1uF
0.1uF
Notes: 1. All the ground pins (GND) are connected to the same ground plane. 2. Select Ferrite Bead with IDC > 400 mA and RDC in a range from 0.10 to 0.15 .
Figure 10 - Power Supply and BIAS Circuit Filtering
12
Zarlink Semiconductor Inc.
ZL30415
5.0 Characteristics
Data Sheet
Absolute Maximum Ratings Characteristics 1 2 3 4 5 6 Supply voltage Voltage on any ball Current on any ball ESD rating Storage temperature Package power dissipation Sym. VDDR, VCCR VBALL IBALL VESD TST PPD -55 Min. TBD -0.5 -0.5 Max. TBD VCC + 0.5 VDD + 0.5 30 1250 125 1.0 Units V V mA V C W
Voltages are with respect to ground unless otherwise stated. Exceeding these values may cause permanent damage. Functional operation under these conditions is not implied.
Recommended Operating Conditions Characteristics 1 2 Operating temperature Positive supply Sym. TOP VDD, VCC Min. -40 3.0 Typ. 25 3.3 Max. +85 3.6 Units C V Notes
Voltages are with respect to ground unless otherwise stated. Typical figures are for design aid only: not guaranteed and not subject to production testing.
DC Electrical Characteristics Characteristics 1 2 3 4 5 Supply current CMOS: High-level input voltage CMOS: Low-level input voltage CMOS: Input leakage current CMOS: Input bias current for pulled-down inputs: FS1, FS2 and FS3 CMOS: Input bias current for pulled-up inputs: C19oEN CMOS: High-level output voltage Sym. IDD+ICC VIH VIL IIL IB-PU 0.7VDD 0 1 300 Min. Typ. 185 VDD 0.3VDD 5 Max. Units mA V V uA uA VI = VDD or 0V VI = VDD Notes Note 1 Note 2
6 7
IB-PD VOH 2.4
90
uA V
VI = 0 V IOH = 8 mA
13
Zarlink Semiconductor Inc.
ZL30415
DC Electrical Characteristics (continued) Characteristics 8 9 10 11 12 13 CMOS: Low-level output voltage CMOS: C19o output rise time CMOS: C19o output fall time LVPECL: Differential output voltage LVPECL: Offset voltage LVPECL: Output rise/fall times Sym. VOL TR TF IVOD_LVPECLI VOS_LVPECL TRF Vcc1.38 1.8 1.1 1.30 Vcc1.27 260 Vcc1.15 Min. Typ. Max. 0.4 3.3 1.4 Units V ns ns V V ps
Data Sheet
Notes IOL = 4 mA 18 pF load 18 pF load for 622 MHz Note 2 for 622 MHz Note 2 for 622 MHz Note 2
Voltages are with respect to ground unless otherwise stated. Typical figures are for design aid only: not guaranteed and not subject to production testing. Supply voltage and operating temperature are as per Recommended Operating Conditions. Note 1: The ILVPECL current is determined by the external termination network connected to LVPECL outputs. More than 25% of this current (10 mA) flows outside the chip and it does not contribute to the internal power dissipation. The Supply Current value listed in the table includes this current to reflect total current consumption of the ZL30415 and the attached LVPECL termination network. Note 2: LVPECL outputs terminated with ZT = 50 resistors biased to VCC -2V (see Figure 9).
AC Electrical Characteristics - Output Timing Parameters Measurement Voltage Levels Characteristics 1 2 3 Threshold voltage Rise and fall threshold voltage high Rise and fall threshold voltage low Sym. VT-CMOS VT-LVPECL VHM VLM CMOS 0.5VDD 0.7VDD 0.3VDD LVPECL 0.5VOD_LVPECL 0.8VOD_LVPECL 0.2VOD_LVPECL Units V V V
Voltages are with respect to ground unless otherwise stated.
Timing Reference Points VHM VT VLM tIF, tOF tIR, tOR
All Signals
Figure 11 - Output Timing Parameter Measurement Voltage Levels
14
Zarlink Semiconductor Inc.
ZL30415
AC Electrical Characteristics - C19i Input to C19o Output Timing Characteristics 1 C19i to C19o delay Sym. tC19D Min. 4.4 Typ. 6.7 Max. 9.4 Units ns
Data Sheet
Notes
Supply voltage and operating temperature are as per Recommended Operating Conditions. Typical figures are for design aid only: not guaranteed and not subject to production testing.
C19i
(19.44 MHz)
V T-CMOS tC19D V T-CMOS
C19o
(19.44 MHz)
Note: All output clocks have nominal 50% duty cycle.
Figure 12 - C19i Input to C19o Output Timing AC Electrical Characteristics - REFin to C19o Output Timings Characteristics 1 2 REFin (19.44 MHz) to C19o (19.44 MHz) delay REFin (77.76 MHz) to C19o (19.44 MHz) delay Sym. tR19OC19D tR77OC77D Min. 1.4 7.9 Typ. 7.8 9.9 Max. 10 13 Units ns ns Notes
tR19OC19D REFin
(19.44 MHz)
VT-LVPECL
REFin
(77.76 MHz)
tRW
tR77OC77D VT-LVPECL
C19o
(19.44 MHz)
VT-CMOS
Figure 13 - REFin Input to C19o Output Timing
15
Zarlink Semiconductor Inc.
ZL30415
AC Electrical Characteristics - C19i Input to OC-CLKo Output Timing Characteristics 1 2 3 4 5 6 C19i(CMOS) to C19o(LVPECL) delay C19i(CMOS) to OC-CLKo(38) delay C19i(CMOS) to OC-CLKo(77) delay C19i(CMOS) to OC-CLKo(155) delay C19i(CMOS) to OC-CLKo(622) delay All Output Clock duty cycle Sym. tC19D tC38D tC77D tC155D tC622D dC Min. 1.4 1.2 0.9 0.6 0 48 Typ. 3.3 3.0 2.6 2.3 0.8 50 Max. 5.1 4.8 4.4 4.1 1.6 52 Units ns ns ns ns ns %
Data Sheet
Notes
Supply voltage and operating temperature are as per Recommended Operating Conditions. Typical figures are for design aid only: not guaranteed and not subject to production testing.
C19i
(19.44 MHz)
VT-CMOS tC19D
OC-CLKo(19)
(19.44 MHz)
VT-LVPECL tC38D
OC-CLKo(38)
(38.88 MHz)
VT-LVPECL tC77D
OC-CLKo(77)
(77.76 MHz)
VT-LVPECL tC155D
OC-CLKo(155)
(155.52 MHz)
VT-LVPECL
tC622D OC-CLKo(622)
(622.08 MHz)
VT-LVPECL
Note: All output clocks have nominal 50% duty cycle. Figure 14 - C19i Input to OC-CLKo Output Timing
16
Zarlink Semiconductor Inc.
ZL30415
AC Electrical Characteristics - REFin (19.44 MHz) Input to OC-CLKo Output Timing Characteristics 1 2 3 4 5 REFin(19.44 MHz) to OC-CLKo(19) delay REFin(19.44 MHz) to OC-CLKo(38) delay REFin(19.44 MHz) to OC-CLKo(77) delay REFin(19.44 MHz) to OC-CLKo(155) delay REFin(19.44 MHz) to OC-CLKo(622) delay Sym. tC19-19D tC19-38D tC19-77D tC19-155D tC19-622D Min. 2.4 1.9 1.7 1.4 0 Typ. 4.3 4.0 3.7 3.4 0.8 Max. 6.2 6.0 5.6 5.3 1.6 Units ns ns ns ns ns
Data Sheet
Notes
Supply voltage and operating temperature are as per Recommended Operating Conditions. Typical figures are for design aid only: not guaranteed and not subject to production testing.
REFin
(19.44 MHz)
VT-LVPECL tC19-19D
OC-CLKo(19)
(19.44 MHz)
VT-LVPECL tC19-38D
OC-CLKo(38)
(38.88 MHz)
VT-LVPECL tC19-77D
OC-CLKo(77)
(77.76 MHz)
VT-LVPECL tC19-155D
OC-CLKo(155)
(155.52 MHz)
VT-LVPECL
tC19-622D OC-CLKo(622)
(622.08 MHz)
VT-LVPECL
Note: All output clocks have nominal 50% duty cycle. Figure 15 - REFin (19.44 MHz) Input to OC-CLKo Output Timing
17
Zarlink Semiconductor Inc.
ZL30415
AC Electrical Characteristics - REFin (77.76 MHz) Input to OC-CLKo Output Timing Characteristics 1 2 3 4 5 REFin(77.76 MHz) to OC-CLKo(19) delay REFin(77.76 MHz) to OC-CLKo(38) delay REFin(77.76 MHz) to OC-CLKo(77) delay REFin(77.76 MHz) to OC-CLKo(155) delay REFin(77.76 MHz) to OC-CLKo(622) delay Sym. tC77-19D tC77-38D tC77-77D tC77-155D tC77-622D Min. 3.5 3.2 2.9 2.6 0 Typ. 6.5 6.2 5.9 5.6 0.8 Max. 9.5 9.2 8.8 8.6 1.6 Units ns ns ns ns ns
Data Sheet
Notes
Supply voltage and operating temperature are as per Recommended Operating Conditions. Typical figures are for design aid only: not guaranteed and not subject to production testing.
REFin
(77.76 MHz)
VT-LVPECL tC77-19D
OC-CLKo(19)
(19.44 MHz)
VT-LVPECL tC77-38D
OC-CLKo(38)
(38.88 MHz)
VT-LVPECL tC77-77D
OC-CLKo(77)
(77.76 MHz)
VT-LVPECL tC77-155D
OC-CLKo(155)
(155.52 MHz)
VT-LVPECL
tC77-622D OC-CLKo(622)
(622.08 MHz)
VT-LVPECL
Note: All output clocks have nominal 50% duty cycle. Figure 16 - REFin (77.76 MHz) Input to OC-CLKo Output Timing
18
Zarlink Semiconductor Inc.
ZL30415
Performance Characteristics - Functional (VCC = 3.3 V 10%; TA = Characteristics 1 Pull-in range Min. 1000 Typ.
-40 to 85xC)
Data Sheet
Max.
Units ppm
Notes At nominal input reference frequency C19i = 19.44 MHz
2
Lock Time
300
ms
Performance Characteristics: Output Jitter Generation (LVPECL: 19.44 MHz, 38.88 MHz, 77.76 MHz, 155.52 MHz, and 622.08 MHz and CMOS: 19.44 MHz) - GR-253-CORE conformance - (VCC = 3.3 V 10%; TA = - 40
to 85C)
GR-253-CORE Jitter Generation Requirements Interface (Category II) 1 2 OC-12 STS-12 OC-3 STS-3 Jitter Measurement Filter 12 kHz - 5 MHz 12 kHz - 1.3 MHz Limit in UI 0.1 UIpp 0.01 UIRMS 0.1 UIpp 0.01 UIRMS
ZL30415 Jitter Generation Performance Equivalent limit in time domain 161 16.1 643 64.3 1.6 1.7 Typ. Max. 35 3.5 33 3.3 Units psP-P psRMS psP-P psRMS
Typical figures are for design aid only: not guaranteed and not subject to production testing. Loop Filter components: RF = 8.2 k, CF = 470 nF.
19
Zarlink Semiconductor Inc.
ZL30415
Data Sheet
Performance Characteristics: Output Jitter Generation (LVPECL: 19.44 MHz, 38.88 MHz, 77.76 MHz, 155.52 MHz, and 622.08 MHz and CMOS: 19.44 MHz) - ETSI EN 300 462-7-1 conformance - (VCC = 3.3 V 10%; TA
= -40 to 85C)
EN 300 462-7-1 Jitter Generation Requirements Interface 1 STM-4 Jitter Measurement Filter 250 kHz to 5 MHz Limit in UI 0.1 UIpp 0.5 UIpp 1 kHz to 5 MHz 2 STM-1 optical 65 kHz to 1.3 MHz 500 Hz to 1.3 MHz 3 STM-1 electrical 65 kHz to 1.3 MHz 500 Hz to 1.3 MHz 0.1 UIpp 0.5 UIpp 0.075 UIpp 0.5 UIpp -
ZL30415 Jitter Generation Performance Equivalent limit in time domain 161 804 643 3215 482 3215 5 1.6 5 1.6 4 1.5 Typ. Max. 30 3 80 8 31 3.1 100 10 31 3.1 100 10 Units psP-P psRMS psP-P psRMS psP-P psRMS psP-P psRMS psP-P psRMS psP-P psRMS
Typical figures are for design aid only: not guaranteed and not subject to production testing. Loop Filter components: RF = 8.2 k, CF = 470 nF.
20
Zarlink Semiconductor Inc.
ZL30415
Data Sheet
Performance Characteristics: Output Jitter Generation (LVPECL: 19.44 MHz, 38.88 MHz, 77.76 MHz, 155.52 MHz, and 622.08 MHz and CMOS: 19.44 MHz) - G.813 conformance (Option 1 and 2) - (VCC = 3.3 V 10%;
TA = -40 to 85C)
G.813 Jitter Generation Requirements Interface Jitter Measurement Filter Option 1 1 STM-4 250 kHz to 5 MHz 1 kHz to 5 MHz 2 STM-1 65 kHz to 1.3 MHz 500 Hz to 1.3 MHz Option 2 3 4 STM-4 STM-1 12 kHz - 5 MHz 12 kHz - 1.3 MHz 0.1 UIpp 0.1 UIpp 0.1 UIpp 0.5 UIpp 0.1 UIpp 0.5 UIpp Limit in UI
ZL30415 Jitter Generation Performance Equivalent limit in time domain Typ. Max. Units
161 804 643 3215 161 643 1.6 1.7 5 1.6 4 1.5
30 3 80 8 31 3.1 100 10 35 3.5 33 3.3
psP-P psRMS psP-P psRMS psP-P psRMS psP-P psRMS psP-P psRMS psP-P psRMS
Typical figures are for design aid only: not guaranteed and not subject to production testing. Loop Filter components: RF = 8.2 k, CF = 470 nF.
21
Zarlink Semiconductor Inc.
c Zarlink Semiconductor 2003 All rights reserved.
Package Code Previous package codes
ISSUE ACN DATE APPRD.
For more information about all Zarlink products visit our Web Site at
www.zarlink.com
Information relating to products and services furnished herein by Zarlink Semiconductor Inc. or its subsidiaries (collectively "Zarlink") is believed to be reliable. However, Zarlink assumes no liability for errors that may appear in this publication, or for liability otherwise arising from the application or use of any such information, product or service or for any infringement of patents or other intellectual property rights owned by third parties which may result from such application or use. Neither the supply of such information or purchase of product or service conveys any license, either express or implied, under patents or other intellectual property rights owned by Zarlink or licensed from third parties by Zarlink, whatsoever. Purchasers of products are also hereby notified that the use of product in certain ways or in combination with Zarlink, or non-Zarlink furnished goods or services may infringe patents or other intellectual property rights owned by Zarlink. This publication is issued to provide information only and (unless agreed by Zarlink in writing) may not be used, applied or reproduced for any purpose nor form part of any order or contract nor to be regarded as a representation relating to the products or services concerned. The products, their specifications, services and other information appearing in this publication are subject to change by Zarlink without notice. No warranty or guarantee express or implied is made regarding the capability, performance or suitability of any product or service. Information concerning possible methods of use is provided as a guide only and does not constitute any guarantee that such methods of use will be satisfactory in a specific piece of equipment. It is the user's responsibility to fully determine the performance and suitability of any equipment using such information and to ensure that any publication or data used is up to date and has not been superseded. Manufacturing does not necessarily include testing of all functions or parameters. These products are not suitable for use in any medical products whose failure to perform may result in significant injury or death to the user. All products and materials are sold and services provided subject to Zarlink's conditions of sale which are available on request.
Purchase of Zarlink's I2C components conveys a licence under the Philips I2C Patent rights to use these components in and I2C System, provided that the system conforms to the I2C Standard Specification as defined by Philips. Zarlink, ZL and the Zarlink Semiconductor logo are trademarks of Zarlink Semiconductor Inc. Copyright Zarlink Semiconductor Inc. All Rights Reserved.
TECHNICAL DOCUMENTATION - NOT FOR RESALE

▲Up To Search▲

Price & Availability of ZL30415GGC

	To Download ZL30415GGC Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .